After synthesis we scan stitch the design using DFT compiler. DFT compiler inserts lockup latches for the signals crossing the domain. Is there any way to check whether the inserted lockup latches are sufficient or if any of them is missed out. Please suggest me a way to do it.
Report the scan order and set false path between all the clock domains.
Report the timing on every flop to flop path in the chain and if anything comes up as unconstraint, it's where a lockup latch is missing.