i hav got this MIPS code but when i synthesize this on Xilinx ise10.1 it give 0 eroors but alot of warnings abt ports that r not connected but i think all of perfectly connected ...can nybody figure it out where z the problem ...code is attached with it