Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Metastability in FPGAs

Status
Not open for further replies.

Tapojyoti Mandal

Newbie level 5
Joined
Jan 21, 2015
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
99
I have been studying about metastability and its details. It is said that synchronization chain registers are used to solve the problem of metastability. I want to know what is the importance of parameter 'Tmet' in calculation of MTBF and what is meant by 'timing slack' of registers in synchronization chain?
 

Attachments

  • Metastability.pdf
    584.1 KB · Views: 73

The document states that Tmet is the sum of timing slacks between registers.

The timing slack is the difference between the clock period and the sum of the Tco+Tpd+Tsu of the timing path (i.e. the setup time between the registers. It's how much timing margin you have.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top