Hello Forum,
I work on front end synthesis of the design using design compiler topographical. After synthesis, there are no timing violations. But I am seeing "max_transition" violation. Is it something which we resolve at front end or at back end?
Maybe neither, maybe both. max_tran violations may indicate some issue in the sdc files, may indicate issues with library characterization, may indicate poor synthesis. You have to look at it case by case.