Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Max latency value should be met??

Status
Not open for further replies.

f34rbod

Newbie level 3
Joined
Nov 9, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Hi All,

In any design while building Clock tree, we specify target skew, Max latency and min latency values.
Is it mandatory to meet meet the latency values?
What happens if it is not met?
How ocv is related to this?

Eg: if target skew is 200,
Max latency is 800
Min latency is 600 are the specified values. But in the design skew is met with max latency 500.

Is it ok to be like this??
If not why?
 

sharath666

Advanced Member level 2
Joined
Apr 4, 2011
Messages
552
Helped
126
Reputation
252
Reaction score
124
Trophy points
1,323
Location
India
Activity points
3,830
Latencies are usually specified so that clocks reach the appropriate flip flops at just about the right time. In case you violate them, there will be timing problems in the design.
 

f34rbod

Newbie level 3
Joined
Nov 9, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Can you please tell me what is the role of OCV
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top