Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Macro Place and Route

Status
Not open for further replies.

dw_man

Junior Member level 3
Joined
Aug 7, 2013
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
188
I have a small design which includes a macro RAM block and am trying to perform the Place and Route in IC Compiler. Is there any particular guidelines that I need to follow. I create a floorplan and then fix the RAM macro which seems to be required before doing the placement.

When I perform routing using route_zrt, I am getting DRC violations relating to Over max stack level referring to vias. These seem to be coming from the I/O of the macro. How can I recify this, or what is specifically causing this problem. Is there a setting or a command that I need to perform to avoid this?

Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top