r2msrit
Newbie level 2
- Joined
- Apr 3, 2014
- Messages
- 2
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 23
Hello Everyone.
I am designing an RTL in verilog for LZSS Algorithm. I have a working code of for this algorithm in verilog. This code is pretty much written in C++ style in verilog. It runs and all looks good.
Now I want to increase the speed of this algorithm and I want to pipeline it . I have a detailed flowchart of this algorithm. Now looking at this flowchart Can I decide How many pipeline stages will this end up in. IS there a limitation of how much combinational logic I can do in a stage.
Please help me lay down a step by step process to get this flowchart to a pipelined verilog code.
Thanks in advance.
I am designing an RTL in verilog for LZSS Algorithm. I have a working code of for this algorithm in verilog. This code is pretty much written in C++ style in verilog. It runs and all looks good.
Now I want to increase the speed of this algorithm and I want to pipeline it . I have a detailed flowchart of this algorithm. Now looking at this flowchart Can I decide How many pipeline stages will this end up in. IS there a limitation of how much combinational logic I can do in a stage.
Please help me lay down a step by step process to get this flowchart to a pipelined verilog code.
Thanks in advance.
