okjtech
Newbie level 1
lvs errors
I am currently in doing layout, using standard cells from the fab. The circuit is pretty simple using flip flops and muxs. I used cadence chip assembly router to route most of the circuit. I added nwell and substrate contacts for vdd and vss respectively. When I run lvs it doesnt pass, i get a few property errors, as well as incorrect instances. I just added the nwell and substrate contacts to the top level of the circuit and connected on vdd and vss pin to the contacts, since vdd and vss are connected throughout the circuit. I was wondering if this is incorrect? Also, what could be other possible reasons for these lvs errors?
I am currently in doing layout, using standard cells from the fab. The circuit is pretty simple using flip flops and muxs. I used cadence chip assembly router to route most of the circuit. I added nwell and substrate contacts for vdd and vss respectively. When I run lvs it doesnt pass, i get a few property errors, as well as incorrect instances. I just added the nwell and substrate contacts to the top level of the circuit and connected on vdd and vss pin to the contacts, since vdd and vss are connected throughout the circuit. I was wondering if this is incorrect? Also, what could be other possible reasons for these lvs errors?