Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] LVS error in Cadence IC616

Status
Not open for further replies.

Mudasir Mir

Newbie level 4
Joined
Jan 11, 2013
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Kashmir
Activity points
1,327
While doing LVS for my circuit I am getting following errors....Can anyone tell me what are these???
1. ptap must be connected because of same Net/diffNet
2. 'nsd' must be connected because of sameNet/diffNet

Thanks!!!
 

The error messages tell you: The 'ptap' (substrate) and 'nsd' (probably n-well) connections are missing.
 
Dear Sir,
i checked this, but still not working...ok

I tried to workout a simple inverter..but it the above mentioned error is still coming...I am attaching screenshot of layout ...
Please look into it..
Thanks!!! lvs_error.png
 

I don't see a substrate connection here. Provide a substrate connection and the issue will be solved.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top