Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can you give more info about what do you need? In general stability of LDO is no diffrent from any opamp stability theory- phase M, Gain M, open loop gain, etc.
it will be different cos the loading of ldo will be diferent at different stages and then the stability condition will be different,u may refer to the ieee papers on ldo, there are many papers on that
read ieee papers on optimum nested miller compensation for low voltage low power cmos amolifier design,a frequency compensation scheme for ldo regulators,analysis of ldr topologies for low voltage limitation
since the dominant pole will be different for different loading, what u do is to set the dominant pole fixed. U can add a zero there to cancel 1 pole, and most effective is to mirror the power pmos while not connecting the drain together.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
