Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for information about EDK system.ucf

Status
Not open for further replies.

HUYCUONGBK

Newbie level 4
Joined
Oct 5, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
in system.ucf have many things such as :


-----------------------------------------------------------------------------------------
NET sys_clk TNM_NET = "sys_clk";
TIMESPEC "TSSYSCLK" = PERIOD "sys_clk" 9.9 ns HIGH 50 %;


TIMESPEC "TSCPU" = PERIOD "cpu_clk" 2.998 ns HIGH 50 %;

NET sys_clk LOC = B13;
NET sys_clk IOSTANDARD = LVCMOS33;


inst "clocks_0/clocks_0/dcm3" LOC = DCM_X1Y0;
#inst "clocks_0/clocks_0/dcm4" LOC = DCM_X1Y1;

#inst "clocks_0/clocks_0/clk_bufg" LOC = BUFGMUX7P;
#inst "clocks_0/clocks_0/clkcpu_bufg" LOC = BUFGMUX6S;

NET PP_DIR TIG;
NET PP_DIR SLEW = SLOW;
NET PP_DIR DRIVE = 2;

NET fpga_led<0> LOC = G6; # PMC_CONN4_IO24 (TOP_YELLOW_LED_15) - MSB
NET fpga_led<1> LOC = L7; # PMC_CONN4_IO23 (TOP_YELLOW_LED_14)
NET fpga_led<2> LOC = G5; # PMC_CONN4_IO22 (TOP_YELLOW_LED_13)
------------------------------------------------------------------------------------------

And more more.........I can't understand them . You can tell me mean of them . And when we use for our design.

If you have file.pdf about it , please send me. Thank you

[/b]
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
637
Reputation
1,272
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
EDK system.ucf

Those are timing constraints, primitive placement locations, pin locations, I/O driver configuration, and other FPGA design details.
See your Xilinx ISE "Constraints Guide" (cgd.pdf). It's one of the many PDF manuals installed with ISE.

Welcome to the wild world of FPGA design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top