Hi,
I am currently working on that part.Multiplier is da part of the circuit. I am trying to implement wallace tree . The final adder in that part would be CLA. That will be more efficient. What is ur project?
To test the 8x8 multiplier, your test bench could use a 16-bit counter to step through all possible combinations of the two 8-bit inputs, and then display a pulse or error message whenever the result differs from the HDL's '*' multiply operator.