I am new to cadence and I have to use cadence virtuoso and ibm 130nm pdk to do the simulation.
I don't know how to sweep the w over L ratio and couldn't find any relevant info on the web. Apparently only some gate biasing sweep and gate voltage variable sweeping can be found on the internet.