Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

logical effort of inverter in hspice

Status
Not open for further replies.

kkantham

Newbie level 4
Joined
Aug 4, 2009
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
canada
Activity points
1,359
logical effort of gates in spice

can any body tell me how to calculate logical effort , electrical effort and parasitic delay of an inverter or any other gate in hspice

i first calculated delay for one inverter which is 0.1ns . then i added another inverter to make h=1 and the delay now is 0.2ns now i know that gh=0.2ns-0.1ns=0.1ns

next how to calculate g and h from gh accuralety in hspice . can we plot the graph of delay vs fanout in hspice

i am using 45nm technology
 

oermens

Advanced Member level 2
Joined
Nov 19, 2005
Messages
529
Helped
106
Reputation
218
Reaction score
44
Trophy points
1,308
Location
canada
Activity points
3,988
hspice simulation logical effort

refer to weste&harris cmos vlsi design chapter 5.5.3
 

    kkantham

    points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top