Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

logic synthesis optimization

Status
Not open for further replies.

dha_synth

Junior Member level 1
Joined
Jun 5, 2015
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
128
hello all,

In RTL compiler while synthesis, at the time of elaboration tool optimize mux and the datapath.

Can anyone please explain in detail.


Thanx in edvance
dha_synth
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
87
Trophy points
1,308
Location
San Diego
Activity points
2,997
the question is not very clear.... the RTL_Compiler will first convert the design into gates... then the tool will try to optimize the gates to meet the timing...like a mux can be used or AOI gate to implement a mux_functionality to meet the timing .... this is done in a simplistic way because you don't have parasitics.....
this optimization goes on at every stage of the design : Placement/CTS/Post route etc....
 

dha_synth

Junior Member level 1
Joined
Jun 5, 2015
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
128
dear artmalik,
thanks for the reply.
Actually my question is how SOP and POS are used to optimize area and speed of the design.

Kindly help
 

dha_synth

Junior Member level 1
Joined
Jun 5, 2015
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
128
dear artmalik,
thanks for the reply.
Actually my question is how SOP and POS are used to optimize area and speed of the design.

Kindly help
 

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,478
Helped
307
Reputation
614
Reaction score
303
Trophy points
1,373
Location
Germany
Activity points
11,066
Nice to see that you are asking some very fundamental questions. To get proper and elaborate answers I would suggest (again) you to refer to the RC documentation or read some research papers on how EDA tools (in your case synthesis tools) function. You have to understand the algorithm/s the synthesis tools are using.

I Googled the phrase "SOP and POS are used to optimize area and speed of the design" and came up with the following which might me useful.
www.eecs.berkeley.edu/~alanmi/publications/2011/iccad11_sop.pdf
cas.ee.ic.ac.uk/people/gac1/pubs/TheoDATE11.pdf

Always remember that Google is your 1st best friend! :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top