Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, i have a track and hold circuit.My clock goes from 0-1V,C=15pf Vth=0.2V k=250[uA/V^2] (no body effect),as shown bellow.
What is the maximal clock frequency i can use to have 0.125*LSB accuracy at 14bit resolution?
first of all it depends on the voltage value of one LSB.
And this depends on the decoding range of your ADC. We don´t know this.
For sure there is also a dependency on the ratio, if you are looking for tau.
If you look only for the count of tau, then:
max allowed error = 0.125/(2^14)
1 tau gives an error of about 0.3768 = (1 / euler)
n = log(0.125/(2^14)) / log(0.3768)
(n is the count of tau you need, where tau = R x C)
And it depends on the sampling time. We don´t know this. There is no need for 50% duty cycle.
We additionally don´t know how much conversion time (hold time) your ADC needs.