Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LDO Toplogy with NMOS pass device

Status
Not open for further replies.

shico90

Junior Member level 2
Joined
Apr 7, 2011
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,429
Hello, I read that using NMOS pass device with NMOS mirror load for the OTA will give high PSRR at DC and it's equal to GmRoa*gmro. I'm asking how did I manage to get a gain from the NMOS transistor also I'm using it as source follower?
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,037
Helped
2,055
Reputation
4,114
Reaction score
1,903
Trophy points
1,393
Location
USA
Activity points
56,409
The second gm would be pretty low I expect, and make
output stage gain sub-unity. It would not be the classical
common-source gm because the output device is not
operating common-source. It would be a derived gm
like (dIs/dVgg) in the real configuration. The load resistor
degenerates that gm to varying degree and gm ends up
looking like (Vg-VT)/RL more or less in the output FET.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top