Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ldo psrr

Status
Not open for further replies.

Shilpa poddar

Newbie
Joined
Mar 5, 2021
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
61
How miller cap affect the ldo psrr? Can anybody explain me this.
 

The most common Miller comp scheme puts the
cap across the pass FET D, G terminals against a
weak transconductance amplifier.

Consider that there is an external capacitor that
is significantly larger in value. That makes VOUT
for purposes of discussion, DC-constant.

Now if you perturb VIN upward, you will increase
the voltage across the compensation capacitor
(attached to D = VOUT) as its gate is in-the-moment
positioned relative to VIN (=S) by the gate overdrive
required to make IOUT. The increased comp cap
voltage must pull on pass FET G, downward. That
increases pass FET current at the same time VIN
is rising, so obviously degrades PSRR; the pass FET
has significant gain when not in "dropout" (linear
region) and a bit remaining even in dropout.
 

The most common Miller comp scheme puts the
cap across the pass FET D, G terminals against a
weak transconductance amplifier.

Consider that there is an external capacitor that
is significantly larger in value. That makes VOUT
for purposes of discussion, DC-constant.

Now if you perturb VIN upward, you will increase
the voltage across the compensation capacitor
(attached to D = VOUT) as its gate is in-the-moment
positioned relative to VIN (=S) by the gate overdrive
required to make IOUT. The increased comp cap
voltage must pull on pass FET G, downward. That
increases pass FET current at the same time VIN
is rising, so obviously degrades PSRR; the pass FET
has significant gain when not in "dropout" (linear
region) and a bit remaining even in dropout.
Thanks for good explaination.I have one more doubt. which frequency range this effect will be visible? According to my knowledge at low frequency loop gain of ldo decide pssr as we go to high frequency loop gain deteriorate and output capacitor decide the pssr.
 

At DC the Miller cap has no authority and PSRR is
about the same as the AVOL. As frequency (or dV/dt)
rises the Miller cap begins to fight against the loop
gain and error amp output impedance. At very
high frequencies the loop cannot keep up and
the ability of the error amp to tamp down supply
noise goes away, and all that's left is the external
filter.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top