Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Layout RF - request for resources

Status
Not open for further replies.

louisso86

Newbie level 2
Joined
Oct 8, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
France - Grenoble
Activity points
1,295
Layout RF

hello
plz i will begin to do al LAYUOT RF
anyone have idea about BOOKS or articles talking about RF LAYOUt
ans can you give me the basics for Layout RF
 

Re: Layout RF

some quote from sb. in this forum:
The very first thing is RF means high frequency that means you have to be extra careful to parasitics.
because at high frequency you will never come to which parasitic will come to picture and kill your chip performance. If its a GaAs substrate then their is no term called as guard ring to take of noise and so on
some brief points

1. RF layout should be simple and less croudy
2. The very important thing is source to ground connection should be very short and wide to avoid ground inductance which will kill your gain
3. RF signal path should be as straight as possible
4. Put enough grounding near to transistor device
 

Re: Layout RF

thanks
but can i gave mors details
for example what do you mean in grooun inductance, please tell me
and in my layout i have one line for ground , what do you mean by putting enough grounding near to transistor device
Thanks a lot
help me plz
 

Layout RF

sorry RF layout is not my speciality.
the reply is just my note from someone elses post.
but i think the more grounding near transistor means having more sub contact which is connected to ground.
hope someone can help u and u can search in the forum to check old posts.
 

Re: Layout RF

flyingace said:
2. The very important thing is source to ground connection should be very short and wide to avoid ground inductance which will kill your gain

In fact for CMOS design, the ground inductance is mainly contributed by bondwire and the lead of the package. For design in GaAs technology, TWV(through wafer via) is available to reduce ground inductance. About 30pH / TWV or less.
 

Re: Layout RF

Isn't easy to summarize the line guide for RF layout.
- symmetry
- minimize capacitance parassitcs in critical net
- take in account the coupling due to high frequency
- isolate and protect sensitive/aggressive blocks
- good contact of substrate

Anyway a good reference is "The art of analog layout" by Alan Hasting.

Bye
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top