aaronwu
Newbie level 5
In our chip there are some blocks in critical timing path, which are custom designed. Because full chip will go with ASIC flow, so full chip layout will be done with PR. Any one can help provide some guideline for the custom layout of these blocks? To integrate these blocks layout to PR, I need to know what I should pay attention to during these block layout design.