Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Layout Parasitic Variation across process

Status
Not open for further replies.
D

dhasmana

Member level 5
Joined
Jan 19, 2005
Messages
87
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Location
Bangalore , India.
Activity points
578
Hello,

How does the parasitic resistance and capacitance (parasitics due to layout which are not modeled in simulation models) vary with process in post layout extracted circuit?

Regards,
Dhasmana.
 

the post layout extraction will give the ideal resistance and capacitance. there are no information about the variation.

maybe you can design the circuit with enough margin.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top