dhasmana
Member level 5
- Joined
- Jan 19, 2005
- Messages
- 87
- Helped
- 8
- Reputation
- 16
- Reaction score
- 0
- Trophy points
- 1,286
- Location
- Bangalore , India.
- Activity points
- 578
Hello,
How does the parasitic resistance and capacitance (parasitics due to layout which are not modeled in simulation models) vary with process in post layout extracted circuit?
Regards,
Dhasmana.
How does the parasitic resistance and capacitance (parasitics due to layout which are not modeled in simulation models) vary with process in post layout extracted circuit?
Regards,
Dhasmana.