Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I read it in the missipi University pdf. That the grids need to be right and similar to the foundary cells or company requirements due to the platform footprint for the final design. Although i will still wait for other suggestions
our layout grid must be matched with the foundary grid. If we place any layer with the edges other than multiples of grid value. then it will we problem for the fab in designing mask for the layer . then it fails in generating the desired mask. So we cannot ignore OFFGRID errors.