generate
if ( SLAVE_CLKEDGE == 1) // use a rising edge clock
always @ (posedge sclk or posedge reset) begin
if ( reset ) begin
slave_cnt_in <= 3'b0;
end else if (ss_n != ALL_ONES) begin
slave_cnt_int <= slave_cnt_int + 3'b1;
end
end
else // SLAVE_CLKEDGE == 0 // use a falling edge clock
always @ (negedge sclk or posedge reset) begin
if ( reset ) begin
slave_cnt_in <= 3'b0;
end else if (ss_n != ALL_ONES) begin
slave_cnt_int <= slave_cnt_int + 3'b1;
end
end
endgenerate