Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

jtag boundary scan testbench

Status
Not open for further replies.

proton

Member level 3
Joined
May 31, 2001
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
455
Hi,
to simulate my standard cell design I need a jtag test bench, with
VERILOG output. does someone has something to suggest ?
thx
proton
 

synq

Member level 2
Joined
May 21, 2001
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
446
jtag test bench

hia..

insuffecient details...
where you trying to feed the chain models?.
Standalone?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top