Jitter (pvt sensitivity) of buffer line.

[JuliaJ]

On a clock path I had to use buffer insertion technique to achieve specific delay. How can I estimate the additional jitter these buffers give to the signal? In general, from your experience with TSMC 65 G, what variation every clock-type buffer can cause?

Thanks.