issues in subchip integration to top level

Status
Not open for further replies.

shavakmm

Member level 4
Joined
Oct 6, 2007
Messages
75
Helped
9
Reputation
18
Reaction score
6
Trophy points
1,288
Location
Bangalore
Activity points
1,705
What are considerations we should look into when subchip/macro/IP is integrated to the top level? What are the major issues we may use?
 

timing back annotation,cross talk issues

Antenna,IR drop,drc's need to be evaluated early in the flow..
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…