davorin
Advanced Member level 3
- Joined
- Jun 7, 2003
- Messages
- 901
- Helped
- 11
- Reputation
- 22
- Reaction score
- 4
- Trophy points
- 1,298
- Location
- Switzerland
- Activity points
- 7,349
Trying to synthesize OpenRisc on ispLever 4.1 it always complains about "unability to create hierarchy" when importing the Verilog files from or1200...
Something ispLever Base 4.1 is more strict about Verilog code?
Something ispLever Base 4.1 is more strict about Verilog code?