Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ModelSim is a tool for simulation. By simulating you can verify whether your piece of RTL code delivers the intended functionality or not. Synthesis is something completely different and ModelSim is not used for synthesis.
The answer is no - but there is an option in modelsim to check certain synthesis rules - like whether all signals are in a sensitivity list.
It wont tell you whether it will synthesise though - it is not a synthesis tool