Is there any documentation or book to know basics of design compiler & STA

Similar threads

• H

  Command in Design Compiler to get least delay

  • Started by hw2000
  • Mar 12, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• When there are violations in all areas of setup, hold, transition, cap, which one is recommended to start with fix_*_eco?

  • Started by Collang2
  • Oct 23, 2023
  • Replies: 4

  ASIC Design Methodologies and Tools (Digital)
• Is there a way to fix it with Net-delay through EDA to meet Hold violations?

  • Started by Collang2
  • Oct 5, 2023
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• P

  2-input gate count minimization in Design Compiler

  • Started by PanPapa
  • Sep 13, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• Is there a Chip level (more than 3 subsystems) Open Source RTL, SDC?

  • Started by Collang2
  • Oct 27, 2023
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)