Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No any of the delay models is not synthesizable.
On actual hardware it is very difficult to meet a requirement of exact delay.
i.e. when you give after 2 ns clause it is very difficult to make a component with delay exactly of 2 ns.