Is it there any IRC server with any channels about ASIC?

Similar threads

• Is there a way to fix it with Net-delay through EDA to meet Hold violations?

  • Started by Collang2
  • Oct 5, 2023
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• What is delay cell? Is it just big buffer?

  • Started by Collang2
  • Jan 6, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• R

  What is TCD cell in ASIC Physical Design?

  • Started by Rashiba
  • Oct 15, 2023
  • Replies: 5

  ASIC Design Methodologies and Tools (Digital)
• When there are violations in all areas of setup, hold, transition, cap, which one is recommended to start with fix_*_eco?

  • Started by Collang2
  • Oct 23, 2023
  • Replies: 4

  ASIC Design Methodologies and Tools (Digital)
• Is there a Chip level (more than 3 subsystems) Open Source RTL, SDC?

  • Started by Collang2
  • Oct 27, 2023
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)