is it possible to use MIO pins as Normal IOs in PL section?

Similar threads

• AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)

  • Started by dpaul
  • Feb 23, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• Z

  How to use the System Clock on Digilent Arty A7-100T in a way as easy as System Reset?

  • Started by zzzhhh
  • Jun 26, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Use interface signals as inout in systemverilog

  • Started by antlhem
  • Apr 1, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  How to instantiate another vhd file inside testbench, where the testbench is used for opening files

  • Started by metamisers
  • Jan 6, 2024
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• F

  Is it possible to make an active timestamp with the $display system task like in ModelSim?

  • Started by flammmable
  • Sep 14, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design