yes in FPGA you could, but you should take care of ruoting delays by using time constraints on route.
In general it is hard to accomplish a precise route delay for large fanout signals like clocks, yet a relative route is very possible to do with both route delay constraint and placement constraint, this is only possible when you have a small fanout otherwise it is quite hard to accomplish a precise delay