ls000rhb
Full Member level 3
i design a ASIC which is a full digital circuit.0.35um,80MHZ.After P&R using Apollo,the extracted sdf is annotated to the post_layout gate_level netlist. THE gate level simulation verify the function of the chip is right .is it necessary to run post_layout simulation for tape-out?