Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is data loss captured by STA tools?

Status
Not open for further replies.

Ashish Agrawal

Member level 3
Joined
Mar 24, 2015
Messages
60
Helped
8
Reputation
16
Reaction score
8
Trophy points
8
Activity points
502
Hi,

If capture clock is divided clock of launch clock and data is changing on every launch clock, then every single change in data will not be captured (because its a divided clock).
In this case, will STA tool report a violation for data loss?
Is this a setup/hold violation? (Well I don't think it is a setup/hold violation because data is not changing near to active clock edge)


Thanks in advance.
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,804
Helped
1,809
Reputation
3,628
Reaction score
1,768
Trophy points
1,393
Location
USA
Activity points
58,893
STA doesn't check the functionality of a design. It verifies the design against a set of timing constraints.

In your case it would analyze timing from the nearest launch edge to the rising edge of the divided clock, i.e. the period of the launch clock +/- the clock skeew between the two clocks.
 

Ashish Agrawal

Member level 3
Joined
Mar 24, 2015
Messages
60
Helped
8
Reputation
16
Reaction score
8
Trophy points
8
Activity points
502
STA doesn't check the functionality of a design. It verifies the design against a set of timing constraints.

In your case it would analyze timing from the nearest launch edge to the rising edge of the divided clock, i.e. the period of the launch clock +/- the clock skeew between the two clocks.

Is there no setup/hold violation as data has been changed before getting captured ?
 

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,804
Helped
1,809
Reputation
3,628
Reaction score
1,768
Trophy points
1,393
Location
USA
Activity points
58,893
STA only verifies the timing of the design against the constraints, it doesn't generate the design and determine the path delays. So it can only report there are setup/hold violations. The existence or lack of setup/hold violations is determined by the synthesis, clock tree synthesis, placement, and routing of the design.

I think you are confused as to what STA is for.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top