Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

IR drop with respect to layout

Status
Not open for further replies.

PRAVEEN HV

Junior Member level 2
Joined
Mar 26, 2011
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
BELAGAVI
Activity points
1,422
Hi,

Can anybody give the detailed information about IR drop and how to avoid it???


thank u in advance
 

Hi,

Can anybody give the detailed information about IR drop and how to avoid it???


thank u in advance

IR drop can be minimized (it cannot be avoided totally). We can reduce the IR drop by introducing more power sources in your design and by properly constructing your power grids.
 

How power interleaving method will reduce IR drop??
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top