Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, inserting two inverters instead of a buffer will fix the set up violation.
Setup is violated when data path is slow compare to clock path (by slow I mean higher delay in path) that means clock edge is arriving before the data is set to the expected value.
If data path is too long then transition time of the data will get increase because of the RC value of the path. And when it will reach to the pin, Its transition time will be higher and set up will get violated.
If you have place one buffer in the long data path then it will reduce the transition time temporarily but eventually when signal will reach to the pin, transition time will get increase and it will lead to the setup violation.
So instead of using one buffer use two inverters placing apart. It will help reducing the transition time and eventually reduce the total data path delay.
So when setup is violated because of the higher transition delay, then you can use this method to solve the setup violation.
Let me know if you need any other information.
There are two reasons for delay improvement using inverter;
1. Compared to Buffer, Inverter cell delay is less [Buffer is noting but back 2 back connected inverter]
2. And using two inverter, RC delay delay is further divided & improving transition & delay
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.