Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

inl dnl of 6 bit flash adc

Status
Not open for further replies.

microtronics7

Junior Member level 1
Joined
Nov 15, 2008
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,392
adc inl/dnl

Hi!

I m a beginner and trying to simulate a 6 bit flash adc for its inl anf dnl in Cadence. Pls help me to do it in cadence.
 

dnl 6 bit

To measure INL/DNL you need a huge number of samples that is usually impractical in simulations.
At any rate, I would use the sinewave method: the input signal has an "almost full-scale" input at a frequancy given by f=fclk*D/N, where fclk is your clock frequency (say, 100MHz), D is an odd number (151) and N is the sample length (8192), so f=1.8432617MHz. Choose D so that your test frequency is close to your desired frequency.
At this point you can give the ADC output to a matlab script like dnl_inl by Boris Murmann and you got it!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top