Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

In CMOS, why circuits are built on p-substrate?

Status
Not open for further replies.

dhruvabedre

Junior Member level 1
Joined
Aug 7, 2014
Messages
19
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
103
Hi,

In CMOS technology why always the circuits are built using nmos/pmos on p-substrate but not on n-substrate?
 

I've worked in technologies built on N- epi, N+ handle
material, so forget "always". Uncommon, yes.

Since CMOS logic favors NMOS drive strength / area
making those devices not-require a well implant may
have been one "value". The "Pwell" in modern technolgies
is not a deep implant with gross side diffusion to be
added to spacings. The PWell in N-epi CMOS has only
boron to choose from which side-diffuses a lot under
process thermal budget. An NWell can be made with
As and that stays where you put it pretty much, for
less groundrule bloat (phosphorus, moves more, but at
least there's a choice).
 
Thanks a lot for the explanation dick_freebird!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top