Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

IC5I4I SDF extraction after layout?

Status
Not open for further replies.

jelydonut

Full Member level 4
Joined
Dec 27, 2002
Messages
239
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,296
Activity points
1,730
Can you, and if so, can someone point me to how one extracts timing info for simulation after layout is done (DRC/LVS clean)?

jelydonut
 

coolrak

Member level 4
Joined
Aug 16, 2005
Messages
74
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,989
After layout is done we use extractors like Calibre to generate the SPEF which has the

accurate RC values of the nets.We give this SPEF file as input to a STA tool like PT to

do post layout STA analysis to verify the timing.The STA tool has a delay caliculator to

caliculate the delay from RC values of SPEF.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top