I want to calculate my kernel ideal execution time with fmax.

Thread starter chounght
Start date May 28, 2016

Status: Not open for further replies.

May 28, 2016

chounght

Newbie level 2

I use DE1-SoC (Cyclone V)
and I use altera OpenCL SDK.

This is my acl_quartus_report.txt

ALUTs: 7794
Registers: 9,641
Logic utilization: 5,368 / 32,070 ( 17 % ) ( 16 % )
I/O pins: 103 / 457 ( 23 % )
DSP blocks: 0 / 87 ( 0 % )
Memory bits: 348,224 / 4,065,280 ( 9 % )
M10K blocks: 63 / 397 ( 16 % )
Actual clock freq: 135.639999807
Kernel fmax: 135.64
1x clock fmax: 135.64
2x clock fmax: 10000
Highest non-global fanout: 2723

1)
I can see that Kernel fmax is 135.64.
Does this mean that fmax is 135.64MHz???

2)
my kernel make 350036 elements and work.
if I caculate kernel ideal execution time except memory load/write delay.
That is 1/135.64MHz * 350056 = 2.58ms???

Thanks,

Last edited by a moderator: May 28, 2016

Status: Not open for further replies.

Similar threads

A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
R
A way to reduce simulation time
- Started by Raeiu
- Feb 2, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
A
Why wont Quartus Prime detect my FPGA?
- Started by AstarothJx
- Oct 14, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
when I intialize block RAM and I want to use block RAM in a FOR I faced with this invalid memory name?
- Started by stackprogramer
- Oct 22, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

I want to calculate my kernel ideal execution time with fmax.

chounght

Newbie level 2

Similar threads

Privacy & Transparency

Privacy & Transparency