Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to write a Delay code in VHDL ?

Status
Not open for further replies.

BooM

Member level 4
Joined
Aug 30, 2007
Messages
73
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,687
Hello,

could you help me plz?

I want an example in order to understand how I can write a Delay code in VHDL.

Thank you in advance!!!!
 

lordsathish

Full Member level 5
Joined
Feb 11, 2006
Messages
247
Helped
33
Reputation
66
Reaction score
3
Trophy points
1,298
Location
Asia
Activity points
2,698
delay vhdl

what do you mean by delay... do you want to write a test bench... or you want a module which delays a signal... 9if you want to write a test bench then you can use
wait for 50ns;command...
be clear wth your question....
 

amitgangwar_vlsi

Member level 5
Joined
Jul 6, 2007
Messages
88
Helped
10
Reputation
20
Reaction score
2
Trophy points
1,288
Location
Pune,India
Activity points
1,913
vhdl delays

in vhdl there are three delays are defind....
1. Inertial delay.
2. Transport Delay
3. Reject Delay

you can refer to the books for detail.
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,747
vhdl synthesizable delay

BooM said:
Hello,

could you help me plz?

I want an example in order to understand how I can write a Delay code in VHDL.

Thank you in advance!!!!

Delay is modeled by WAIT statement in VHDL .. but keep in mind that it's not synthesizable .. on the other hand, you can model a delay of one-clock cycle by designing a flip flop (synthesizable) ..
 

BooM

Member level 4
Joined
Aug 30, 2007
Messages
73
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,687
vhdl delay code

Thank you guys for your replies!

I didn't know that there are 3 delay...So I will check to references.
 

jatin.er

Newbie level 1
Joined
Nov 27, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,284
delay in vhdl

You can use for loop to generate a delay based on the crystal frequency.
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
637
Reputation
1,272
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
vhdl delay syntax

Another possibility:
Some FPGAs provide special time delay features, such as the adjustable IODELAY in a Virtex-5 I/O block. To use this special hardware delay, you must instantiate a special Xilinx module. The synthesis tools won't infer the delay from conventional HDL delay syntax.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top