Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to verify 70% and 30% clock cycle

Status
Not open for further replies.

carrot

Full Member level 3
Joined
Feb 23, 2004
Messages
184
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Location
Bangalore, India
Activity points
1,532
Hi -

Can anyone help me in telling, How do verify 70% on and 30% clock cycle ?

Thanks,
Carrot
 

jbeniston

Advanced Member level 1
Joined
May 5, 2005
Messages
462
Helped
105
Reputation
212
Reaction score
72
Trophy points
1,308
Activity points
3,327
In STA or simulation?

create_clock -waveform ...
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
18,071
Helped
4,051
Reputation
8,102
Reaction score
3,965
Trophy points
113
Activity points
119,264
Hi,

You speak of duty cycle?

What PWM frequency?
What resolution?
Do you prefer a digital or an analog solution?

Klaus
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
87
Trophy points
1,308
Location
San Diego
Activity points
2,997
if you running spice sims....you can create a clock with 70% and 30% duty cycle and xor the two waveforms....
you will see spikes in the output waveform....

in STA, you will have do with edges of output....some .tcl script will need to be written...
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
18,071
Helped
4,051
Reputation
8,102
Reaction score
3,965
Trophy points
113
Activity points
119,264
Hi,

if you running spice sims....you can create a clock with 70% and 30% duty cycle and xor the two waveforms....
you will see spikes in the output waveform....
The output waveform somehow not predictable.
Even when you synchronize the one clock to the other, then the output depends on phaseshift of both clocks.

But as long as the OP gives no further information it seems to me he is not interested in new answers...

Klaus
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top