A good way and not so easy way is check the design spec and see if they make sense ...check clock definitions including generated clocks, latencies , IO constraints and check exceptions at the minimum.. then check if there are conflicting constraints meaning if same path has been constrained twice using diff constraints... There are enough tools in the market like atrenta spyglass constraints, cadence conformal constraints designer, fishtail design automation.if you dont have access to any one of them, then I would suggest you run the design with sdc and have to analyze the timing reports and check if the violation if any are valid ..
hope this helps...