Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A good way and not so easy way is check the design spec and see if they make sense ...check clock definitions including generated clocks, latencies , IO constraints and check exceptions at the minimum.. then check if there are conflicting constraints meaning if same path has been constrained twice using diff constraints... There are enough tools in the market like atrenta spyglass constraints, cadence conformal constraints designer, fishtail design automation.if you dont have access to any one of them, then I would suggest you run the design with sdc and have to analyze the timing reports and check if the violation if any are valid ..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
