how to use sdf file in NC-verilog?

Status
Not open for further replies.
P

peen1

Member level 2
Joined
Nov 2, 2004
Messages
47
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
495
ncverilog sdf

I have these followng files

test.sdf
a.v,
testbench.v

The testbench.v file instantiates a and test. Everything compile in Nc-launch/verilog and I also get test.sdf.X file but during ncelab it says can't find design test. Also it does not produce a snapshot for simulation.

I have saved test.v in a seperate location and do not compile that.

Does anyone know how to use sdf files in nc-verilog simulation?

Thanks
 

ncvlog: +sdf

SDF attached in the test bench

initial $sdf_annotate ("test.sdf",<instance of a module>);
 

nc verilog sdf

hi
u try with this.

in the initial block of test bench write this

initial
begin
$sdf_annotate("/path of sdf.x file",u0);
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…