Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to use sdf file in NC-verilog?

Status
Not open for further replies.

peen1

Member level 2
Joined
Nov 2, 2004
Messages
47
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
495
ncverilog sdf

I have these followng files

test.sdf
a.v,
testbench.v

The testbench.v file instantiates a and test. Everything compile in Nc-launch/verilog and I also get test.sdf.X file but during ncelab it says can't find design test. Also it does not produce a snapshot for simulation.

I have saved test.v in a seperate location and do not compile that.

Does anyone know how to use sdf files in nc-verilog simulation?

Thanks
 

Shurik

Full Member level 3
Joined
Jul 15, 2004
Messages
167
Helped
16
Reputation
32
Reaction score
4
Trophy points
1,298
Activity points
842
ncvlog: +sdf

SDF attached in the test bench

initial $sdf_annotate ("test.sdf",<instance of a module>);
 

vinodkumar

Full Member level 5
Joined
Oct 5, 2006
Messages
251
Helped
12
Reputation
24
Reaction score
3
Trophy points
1,298
Location
hyderabad
Activity points
2,822
nc verilog sdf

hi
u try with this.

in the initial block of test bench write this

initial
begin
$sdf_annotate("/path of sdf.x file",u0);
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top