Non AMP

How to use Bsim-cmg finfet model in cadence virtuoso.

Thread starter Bakr.hesham
Start date Sep 1, 2016

Status: Not open for further replies.

Sep 1, 2016

#1

B

Bakr.hesham

Member level 1

I need to make simulations using a finfet model like Bsim-cmg in virtuoso can any one help me doing this?

Sep 2, 2016

#2

T

ThisIsNotSam

Advanced Member level 5

This is a duplicate of https://www.edaboard.com/threads/358667/

OP, you have to understand the difference between a transistor model and a technology.

Status: Not open for further replies.

Similar threads

TLIN (ADS) equivalent model in CADENCE VIRTUOSO
- Started by maria98
- Dec 30, 2023
- Replies: 3
Analog Integrated Circuit (IC) Design, Layout and more
Y
cds_ff_mpt cadence finfet PDK
- Started by yardum
- Feb 22, 2024
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
S
ERC error in Layout cadence virtuoso
- Started by saqib007
- Sep 22, 2023
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
G
Cadence virtuoso bindkey for specific instance
- Started by goatmxj666
- Oct 25, 2023
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
M
Cadence - Virtuoso
- Started by mdreus
- Jun 23, 2023
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more