Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to understand the test bench of fully differential Opmap

Status
Not open for further replies.

bbjpc

Newbie level 1
Joined
Nov 6, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
hi,
I just read "FUNCTIONAL VERIFICATION OF A DIFFERENTIAL OPERATIONAL AMPLIFIER.pdf" from cadence.com before testing my circuits. but i can't clearly understand the function of "acOpendiff" which is written in verilog-A.
who can tell me in details?

Best Regards
jeff
 

wued

Junior Member level 2
Joined
Jan 12, 2005
Messages
21
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
128
it is just a switch
which is closed when dc analysis and opened when ac analysis
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top